JPH0249014B2 - - Google Patents

Info

Publication number
JPH0249014B2
JPH0249014B2 JP58177395A JP17739583A JPH0249014B2 JP H0249014 B2 JPH0249014 B2 JP H0249014B2 JP 58177395 A JP58177395 A JP 58177395A JP 17739583 A JP17739583 A JP 17739583A JP H0249014 B2 JPH0249014 B2 JP H0249014B2
Authority
JP
Japan
Prior art keywords
data
circuit
lsi
timing signal
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58177395A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6068624A (ja
Inventor
Shinji Nishibe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP58177395A priority Critical patent/JPS6068624A/ja
Priority to US06/653,042 priority patent/US4670877A/en
Publication of JPS6068624A publication Critical patent/JPS6068624A/ja
Publication of JPH0249014B2 publication Critical patent/JPH0249014B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Testing Relating To Insulation (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP58177395A 1983-09-26 1983-09-26 Ｌｓｉの自己検査装置 Granted JPS6068624A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP58177395A JPS6068624A (ja) 1983-09-26 1983-09-26 Ｌｓｉの自己検査装置
US06/653,042 US4670877A (en) 1983-09-26 1984-09-21 LSI circuit with self-checking facilitating circuit built therein

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58177395A JPS6068624A (ja) 1983-09-26 1983-09-26 Ｌｓｉの自己検査装置

Publications (2)

Publication Number Publication Date
JPS6068624A JPS6068624A (ja) 1985-04-19
JPH0249014B2 true JPH0249014B2 (en]) 1990-10-26

Family

ID=16030177

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58177395A Granted JPS6068624A (ja) 1983-09-26 1983-09-26 Ｌｓｉの自己検査装置

Country Status (2)

Country Link
US (1) US4670877A (en])
JP (1) JPS6068624A (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02113228U (en]) * 1989-02-27 1990-09-11

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0782073B2 (ja) * 1985-11-06 1995-09-06 日本電気株式会社 自己検査可能な集積回路装置
US4754215A (en) * 1985-11-06 1988-06-28 Nec Corporation Self-diagnosable integrated circuit device capable of testing sequential circuit elements
US4710927A (en) * 1986-07-24 1987-12-01 Integrated Device Technology, Inc. Diagnostic circuit
DE3639577A1 (de) * 1986-11-20 1988-05-26 Siemens Ag Logikbaustein zur erzeugung von ungleich verteilten zufallsmustern fuer integrierte schaltungen
JP2628154B2 (ja) * 1986-12-17 1997-07-09 富士通株式会社 半導体集積回路
US4831623A (en) * 1987-07-16 1989-05-16 Raytheon Company Swap scan testing of digital logic
US4870346A (en) * 1987-09-14 1989-09-26 Texas Instruments Incorporated Distributed pseudo random sequence control with universal polynomial function generator for LSI/VLSI test systems
DE3732429A1 (de) * 1987-09-25 1989-04-06 Siemens Ag Elektronische baugruppe mit einem selbsttestschaltkreis
US4912709A (en) * 1987-10-23 1990-03-27 Control Data Corporation Flexible VLSI on-chip maintenance and test system with unit I/O cell design
CA1286803C (en) * 1989-02-28 1991-07-23 Benoit Nadeau-Dostie Serial testing technique for embedded memories
US5167020A (en) * 1989-05-25 1992-11-24 The Boeing Company Serial data transmitter with dual buffers operating separately and having scan and self test modes
JPH04102353A (ja) * 1990-08-22 1992-04-03 Nec Corp 大規模半導体集積回路
JP2643578B2 (ja) * 1990-10-16 1997-08-20 日本電気株式会社 自己診断回路
US5260950A (en) * 1991-09-17 1993-11-09 Ncr Corporation Boundary-scan input circuit for a reset pin
US5369648A (en) * 1991-11-08 1994-11-29 Ncr Corporation Built-in self-test circuit
EP0549949B1 (en) * 1991-12-16 1998-03-11 Nippon Telegraph And Telephone Corporation Built-in self test circuit
US5619512A (en) * 1993-11-08 1997-04-08 Nippondenso Co., Ltd. Integrated circuit having self-testing function
US5448525A (en) * 1994-03-10 1995-09-05 Intel Corporation Apparatus for configuring a subset of an integrated circuit having boundary scan circuitry connected in series and a method thereof
US5869979A (en) 1996-04-05 1999-02-09 Altera Corporation Technique for preconditioning I/Os during reconfiguration
DE19819264A1 (de) * 1998-04-30 1999-11-25 Micronas Intermetall Gmbh Verfahren zum Testen einer integrierten Schaltungsanordnung und integrierte Schaltungsanordnung hierfür
US6249137B1 (en) * 1999-10-14 2001-06-19 Qualitau, Inc. Circuit and method for pulsed reliability testing
JP4376150B2 (ja) * 2004-08-06 2009-12-02 株式会社デンソー 回転角度検出装置
CN113391188B (zh) * 2021-04-22 2022-04-22 厦门大学 一种基于神经网络的自校准系统及方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3924181A (en) * 1973-10-16 1975-12-02 Hughes Aircraft Co Test circuitry employing a cyclic code generator
US4519078A (en) * 1982-09-29 1985-05-21 Storage Technology Corporation LSI self-test method
US4513418A (en) * 1982-11-08 1985-04-23 International Business Machines Corporation Simultaneous self-testing system
US4551838A (en) * 1983-06-20 1985-11-05 At&T Bell Laboratories Self-testing digital circuits

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02113228U (en]) * 1989-02-27 1990-09-11

Also Published As

Publication number Publication date
JPS6068624A (ja) 1985-04-19
US4670877A (en) 1987-06-02

Similar Documents

Publication Publication Date Title
JPH0249014B2 (en])
US6353905B1 (en) Semiconductor integrated circuit and recording medium
JP3313102B2 (ja) 回路障害を分離する方法
US7644333B2 (en) Restartable logic BIST controller
US7313739B2 (en) Method and apparatus for testing embedded cores
US9797948B2 (en) Scan-based MCM interconnect testing
US6877119B2 (en) Circuit scan output arrangement
JP2000111601A (ja) 接続性テストシステム
JP2003294813A (ja) 組込み自己テスト回路及び設計検証方法
KR100790428B1 (ko) 비동기 리셋회로 시험
US11815555B2 (en) Universal compactor architecture for testing circuits
US6427217B1 (en) System and method for scan assisted self-test of integrated circuits
US20080250289A1 (en) Method for Performing a Logic Built-in-Self-Test in an Electronic Circuit
Bhavsar et al. Testability strategy of the Alpha AXP 21164 microprocessor
US20050204239A1 (en) Method for testing semiconductor integrated circuit
KR20060092963A (ko) 내부 정속 로직-ｂｉｓｔ를 이용한 로직 블록의 자동 오류테스트
JP4176944B2 (ja) 半導体集積回路及び記録媒体
EP0151694B1 (en) Logic circuit with built-in self-test function
US20030056161A1 (en) Memory circuit scan arrangement
US5199035A (en) Logic circuit for reliability and yield enhancement
JP3196013B2 (ja) 論理集積回路
JP2007271346A (ja) 半導体集積回路
Makar et al. Iddq test pattern generation for scan chain latches and flip-flops
US20240418776A1 (en) Integrated-circuit chip for retention cell testing
Girard et al. A scan-BIST structure to test delay faults in sequential circuits